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Super class AB RFC OTA using nonlinear 
current mirrors 
M. P. Garde, A. J. Lopez-Martin, R. G. Carvajal, J.A. Galan
and J. Ramirez-Angulo
An alternative approach to the design of super class AB recycling folded 
cascode operational transconductance amplifiers is proposed. Instead of 
using local common-mode feedback for boosting dynamic currents, 
simple current mirrors with input transistors entering triode region for 
large currents are employed. Measurement results from a 0.5 μm CMOS 
test chip validate the proposal. 
Introduction: Super Class AB Operational Transconductance 
Amplifiers (OTAs) are a very attractive solution when power efficiency 
is required. They feature both very low quiescent current consumption 
and very high dynamic current boosting, with output currents ideally 
proportional to Vid4 (with Vid the differential input voltage). This is 
achieved by the use of single-stage topologies where dynamic current 
boosting is carried out both at the adaptive biasing and active load of 
the differential pair [1]. Recently super class AB operation has been 
applied to the Recycling Folded Cascode (RFC) OTA [2], [3]. 
However, reported super class AB RFC OTAs require additional local 
common-mode feedback (LCMFB) loops at the active load of the 
differential pair, either using passive [2] or active [3] matched resistors.  
In this Letter we propose an alternative implementation of a super 
class AB RFC OTA which does not modify the active load. Dynamic 
current boosting at the active load is achieved just varying the bias point 
of such load. This approach was formerly applied by the authors to the 
current mirror OTA in [4] and it is thus extended here to the RFC OTA. 
Circuit Description: The conventional Folded Cascode (FC) OTA and 
RFC OTA [5] are shown in Fig. 1a and 1b, respectively. Transistors in 
the differential pair and NMOS current sources have been split in Fig. 
1a to simplify comparison with Fig. 1b. The gain-bandwidth product 
(GBW) and slew rate (SR) of the FC OTA are 
𝐺𝐺𝐺𝐺𝐺𝐺𝐹𝐹𝐹𝐹 = 2𝑔𝑔𝑚𝑚1𝐴𝐴2𝜋𝜋𝐹𝐹𝐿𝐿  (1) 
𝑆𝑆𝑆𝑆𝐹𝐹𝐹𝐹 = 2𝐼𝐼𝐵𝐵𝐹𝐹𝐿𝐿  (2) 
where gmi is the transconductance of transistor Mi. The RFC OTA 
improves GBW by a factor 1+K and SR by a factor K, where K is the 
current gain of the NMOS current mirrors in the RFC OTA that replace 
the NMOS current sources of the FC OTA. However, in practice K is 
not higher than 4 to prevent too much phase margin (PM) degradation 
[5], so the improvement is limited. Moreover, SR is still proportional to 
IB and power efficiency is limited since factor K scales both static and 
dynamic currents. These issues are overcome by the super class AB 
RFC OTAs in [2], [3], but they require not only an adaptive bias current 
source but also rearranging transistors M3B-M4B and including two extra 
local feedback loops that employ two matched resistors. A simpler way 
to overcome these drawbacks without altering the arrangement of M3B-
M4B is proposed here and is shown in Fig. 1c.  
The adaptive bias current source is the same as in [1]-[3]. It is formed 
by two cross-coupled Flipped Voltage Followers (FVFs) [1] (M1C-M2C 
and M1D-M2D) that allow in M1A, M1B, M2A and M2B a well-controlled 
quiescent current IB/2 and dynamic current not limited by IB. This 
adaptive bias is the only topological change in Fig. 1c versus the RFC 
OTA of Fig. 1b. The extra dynamic current boosting at the active load 
of the differential pair is achieved by changing the bias voltage of the 
cascode transistors M3C-M4C. This new bias voltage VBIAS is chosen so 
that in quiescent conditions (i.e. with current IB/2 flowing through M3B-
M3C and M4B-M4C) transistors M3B and M4B operate in saturation, but 
close to the ohmic region (with VDS slightly larger than VDS,sat=VGS-VTH). 
Hence, in quiescent and small-signal conditions M3A-M3B and M4A-M4B 
act as linear current mirrors. However, when Vid > 0, current I2B in M2B 
increases, which increases VGS,3C. This way, VDS,3B decreases, driving 
M3B into triode region. As a result the gate voltage of M3A-M3B 
increases notably, yielding a large current in transistor M3A (which is in 
saturation region) that is conveyed to the output by M5 and M7-M10. 
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Fig. 1 Single-stage folded cascode OTAs 
a Conventional class A FC OTA 
b RFC OTA 
c Proposed super class AB RFC OTA 
An approximate analytical expression for the output current Iout when 
Vid > 0 can be obtained using the simple square-law MOS model for 
strong inversion and saturation region and the expression for ohmic 
region and low VDS given by ID = β·(VGS – VTH)·VDS. The resulting 
current in M3A is  
𝐼𝐼3𝐴𝐴 = 𝛽𝛽3𝐴𝐴2 � 𝐼𝐼2𝐵𝐵𝛽𝛽3𝐵𝐵𝑉𝑉𝐷𝐷𝐷𝐷,3𝐵𝐵�2   (3) 
where βi=µCox(W/L)i and 𝑉𝑉𝐷𝐷𝐷𝐷,3𝐵𝐵 = 𝑉𝑉𝐵𝐵𝐼𝐼𝐴𝐴𝐷𝐷 − �2𝐼𝐼2𝐵𝐵 𝛽𝛽3𝐹𝐹⁄ − 𝑉𝑉𝑇𝑇𝑇𝑇. 
Expressing I2B as a function of Vid, current I3A becomes 
𝐼𝐼3𝐴𝐴 = 𝛽𝛽3𝐴𝐴2 � 𝛽𝛽2𝐵𝐵2𝛽𝛽3𝐵𝐵𝑉𝑉𝐷𝐷𝐷𝐷,3𝐵𝐵 �� 𝐼𝐼𝐵𝐵𝛽𝛽1𝐵𝐵 + 𝑉𝑉𝑖𝑖𝑖𝑖�2�2   .  (4) 
For a large positive differential input step of A Volts current in M1A 
and M4A is very low and M2A enters deep triode region, so Iout ≈ I3A and 
𝑆𝑆𝑆𝑆+ ≈
𝛽𝛽3𝐴𝐴
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𝛽𝛽3𝐵𝐵𝑉𝑉𝐷𝐷𝐷𝐷,3𝐵𝐵2 𝐴𝐴4  .    (5) 
Analogously, if Vid < 0: 
𝐼𝐼4𝐴𝐴 = 𝛽𝛽4𝐴𝐴2 � 𝛽𝛽1𝐵𝐵2𝛽𝛽4𝐵𝐵𝑉𝑉𝐷𝐷𝐷𝐷,4𝐵𝐵 �� 𝐼𝐼𝐵𝐵𝛽𝛽2𝐵𝐵 − 𝑉𝑉𝑖𝑖𝑖𝑖�2�2  (6) 
and for a large negative differential input step of -A Volts, Iout ≈ -I4A and 
𝑆𝑆𝑆𝑆− ≈
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𝛽𝛽4𝐵𝐵𝑉𝑉𝐷𝐷𝐷𝐷,4𝐵𝐵2 𝐴𝐴4   .  (7) 
In practice SR is lower due to second-order effects not considered in 
the analysis and since transistors operating in saturation may leave this 
region for large inputs. Note however that a large SR compatible with 
low static power is achieved as SR is not proportional to IB. 
A simple and robust way to generate VBIAS is shown in Fig. 1c. 
Choosing IB’ and the W/L of M11 correctly, VDS3B,4B can be set slightly 
above VDS,sat regardless of process, temperature or supply voltage 
variations as VBIAS is set by the VGS of a scaled replica of M3B-M4B. 
The adaptive bias current source employed also improves GBW, as 
the full differential input signal is applied to each input transistor [1]. 
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Measurement Results: The three OTAs of Fig. 1 were included on a   
0.5 μm CMOS chip prototype. Transistors M1A, M1B, M1C, M2A, M2B, 
M2C have an aspect ratio (in µm/µm) of 190/0.6, that of M1D, M2D, M3B, 
M3C, M4B, M4C is 60/0.6, M3A, M4A have 180/0.6, that of M5, M6 is 
120/0.6, that of M7, M8, M9, M10 is 200/0.6 and that of M11 is 15/0.6. 
Fig. 2 shows a microphotograph of the OTAs in Fig. 1. Supply voltage 
was set to ±1 V, IB = IB’ = 10 µA, VCP = -0.5 V and VCN = 0.3 V. 
The measured transient response in voltage follower configuration of 
the three OTAs is shown in Fig. 3. An external load capacitor of 47 pF 
was connected. However, including the capacitance of the test setup 
(pad, board and test probe), the overall load capacitance is CL ≈70 pF. 
The input signal was a 1 MHz 0.5 V periodic square wave, whose DC 
level was -0.6 V. Table 1 summarizes the main measured performance 
parameters. Note an improved SR by a factor of 28 versus the FC OTA.  
 
 
 
Fig. 2 Microphotograph of the OTAs of Fig. 1 
 
 
 
Fig. 3 Measured transient response of the OTAs of Fig. 1 
 
Table 1: Measured performance summary (CL = 70 pF) 
Parameter Fig. 1a Fig. 1b Fig. 1c 
SR+ 0.26 V/μs 0.48 V/μs 7.27 V/μs 
SR- -0.86 V/μs -1.5 V/μs -18.8 V/μs 
THD @25kHz, 0.5Vpp -37.81 dB -44.54 dB -47.85 dB 
DC gain (*) 60.26 dB 68.37 dB 75.06 dB 
PM (*) 89º 86.62º 76.34º 
GBW 480 kHz 950 kHz 3.4 MHz 
CMRR @ DC 97 dB 111 dB 112 dB 
PSRR+ @ DC 73 dB 82 dB 89 dB 
PSRR- @ DC 93 dB 104 dB 105 dB 
Eq. input noise @1MHz 49 nV/√Hz 35 nV/√Hz 22 nV/√Hz 
Power 80 μW 80 μW 100 μW 
Area 0.020 mm2 0.024 mm2 0.026 mm2 
(*) Simulation 
 
In order to compare with other class AB amplifiers, two conventional 
figures of merit (FoM) are used: FoML=SR·CL/Isupply = ImaxL/Isupply, where 
Isupply is the total static current consumption, and FoMS=GBW·CL/Isupply 
(MHz·pF/mA). Note that the proposed OTA shows competitive small-
signal and large-signal performance.  
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Fig. 5 Performance comparison 
 
Conclusion: Proper biasing of the differential pair active load in the 
RFC OTA can provide dynamic current boosting in a simple way. 
Together with an adaptive biasing current source, efficient super class 
AB operation can be achieved. 
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